Author:
Soto María,Rossi André,Sevaux Marc
Publisher
Springer Berlin Heidelberg
Reference18 articles.
1. Coussy, P., Casseau, E., Bomel, P., Baganne, A., Martin, E.: A formal method for hardware IP design and integration under I/O and timing constraints. ACM Transactions on Embedded Computing System 5(1), 29–53 (2006)
2. Atienza, D., Mamagkakis, S., Poletti, F., Mendias, J., Catthoor, F., Benini, L., Soudris, D.: Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems. Integration, the VLSI Journal 39(2), 113–130 (2006)
3. Chimientia, A., Fanucci, L., Locatellic, R., Saponarac, S.: VLSI architecture for a low-power video codec system. Microelectronics Journal 33(5), 417–427 (2002)
4. Julien, N., Laurent, J., Senn, E., Martin, E.: Power consumption modeling and characterization of the TI C6201. IEEE Micro. 23(5), 40–49 (2003)
5. Wuytack, S., Catthoor, F., Nachtergaele, L., Man, H.D.: Power exploration for data dominated video application. In: Proc. IEEE International Symposium on Low Power Electronics and Design, Monterey, CA, USA, pp. 359–364 (1996)
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献