1. The National Technology Roadmap for Semiconductors, Semiconductor Industry Association (www.sematech.org), 1999.
2. Low Power Design Methodologies (eds. Rabaey, Chl. J. M., Pedram, M.), New York: Kluwer Academic Publishers, 1996.
3. Sasago, M., Lithography solutions for sub 0.1 µm generations, Dig. of Tech. Papers Symposium on VLSI Technology, 1998, 6–9.
4. Nguyen, K. B. et al., Fabrication of MOSFET device with extreme UV lithography, J. Vacuum Science and Technology, 1996, 14: 4188.
5. Hu, C., Future CMOS scaling and reliability, Proc. of the IEEE, 1993, 682–689.