1. J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, “Programmable Active Memories: Reconfigurable Systems Come of Age,”IEEE Transactions on VLSI (In Press).
2. F. Klefenz, K.H. Noffz, R. Zoz, and R. Maenner, “ENABLE—A Systolic 2nd Level Trigger Processor for Track Finding and e/pi Discrimination for ATLAS/LHC,”Proc. IEEE Nucl. Sci. Symp., San Francisco, CA, USA, 62–64, 1993.
3. C.P. Bee, G. Mornacchi, and G. Polesello, “The ATLAS Test Beam Data Acquisition. A proposal for a Flexible and Adaptable System,”CERN/PPE Division Note, March 1994.
4. P. Bertin, D. Roncin, and J. Vuillemin, “Introduction to Programmable Active Memories,” J. McCanny, J. McWhirter, and E. Swartzlander Jr. (eds.),Systolic Array Processor, Prentice-Hall, pp. 301–309, 1989.
5. T. Kean and I. Buchanan, “The use of FPGAs in a novel computing subsystem,”1st International ACM Workshop on Field-Programmable Gate Arrays, Berkeley, CA, USA, pp. 60–66, 1992.