1. The International Technology Roadmap for Semiconductors (ITRS),
http://public.itrs.net
2. H. Masuda, S. Ohkawa, A. Kurokawa, M. Aoki, Challenge: variability characterization and modeling for 65- to 90-nm processes, in Proceedings of IEEE Custom Integrated Circuits Conference, 2005, pp. 593–599
3. A. Asenov, A. Brown, J. Davies, S. Kaya, G. Slavcheva, Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs. IEEE Trans. Electron Devices 50(9), 1837–1852 (2003)
4. R. Heald, P. Wang, Variability in sub-100 nm SRAM designs, in Proceedings of International Conference on, Computer Aided Design, 2004, pp. 347–352
5. M. Eisele, J. Berthold, D. Schmitt-Landsiedel, R. Mahnkopf, The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. IEEE Trans. Very Large Scale Integr. Syst. 5(4), 360–368 (1997)