Author:
Bellaouar Abdellatif,Elmasry Mohamed I.
Reference28 articles.
1. J. Mori, et al., “A 10-ns 54 x 54-b Parallel Structured Full Array Multiplier with 0.5-µm CMOS Technology,” IEEE Journal of Solid-State Circuits, vol. 26, no. 4, pp. 600-606, April 1991.
2. J. Sklansky, “An Evaluation of Several Two-Summand Binary Adders,” IRE Transactions on Electronic Computers, vol. EC-9, pp. 213–226, June 1960.
3. J. Sklansky, “Conditional-Sum Addition Logic,” IRE Transactions on Electronic Computers, vol. EC-9, pp. 226–231, June 1960.
4. I. S. Abu-Khater, R. H. Yan, A. Bellaouar, and M. I. Elmasry, “A 1-V Low-Power High-Performance 32-b Conditional Sum Adder,” IEEE Symposium on Low-Power Electronics, Tech. Dig., San Diego, pp. 66–67, October 1994.
5. T. Sato, et al., “An 8.5ns 112-b Transmission Gate Adder with a Conflict-Free Bypass Circuit,” IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 657–659, April 1992.