1. Y. Ohoka, K. Inoue, T. Hayashi, N. Komai, S. Arakawa, R. Kanamura, S. Kadomura, Integration of self-formed barrier technology for 32 nm-node Cu dual-damascene interconnects with hybrid low-k (PAr/SiOC) structure. in Symposium on VLSI Technology. Digest of Technical Papers, (2006), pp. 114–115
2. S.-M. Yi, K.-H. Jang, J.-U. An, S.-S. Hwang, Y.-C. Joo, The self-formatting barrier characteristics of Cu-Mg/SiO2 and Cu-Ru/SiO2 films for Cu interconnects. Microelectron. Reliab. 48(5), 744–748 (2008)
3. S.P. Murarka, I.V. Verner, R.J. Gutmann, Copper-Fundamental Mechanisms for Microelectronic Applications (Wiley, New York, 2000). p. 247
4. K. Barmak, A. Gungor, C. Cabral Jr., J.M.E. Harper, Annealing behavior of Cu and dilute Cu-alloy films: precipitation, grain growth, and resistivity. J. Appl. Phys. 94(3), 1605–1616 (2003)
5. D.B. Butrymowicz, J.R. Manning, M.E. Read, Diffusion in copper and copper alloys part I volume and surface self-diffusion in copper. J. Phys. Chem. Ref. Data 2(3), 643–655 (1973)