1. T. Tsuchiya, T. Ohno, and Y. Kado, “Present status and potential of subquarter-micron ultra-thin-film CMOS/SIMOX technology,” in SiliconOn-Insulator Technology and Devices, S. Cristoloveanu (ed.), The Electrochemical Society, Pennington, NJ, p. 401, 1994.
2. J. Chen, S. Parke, J. King, F. Assaderaghi, P. Ko, and C. Hu, “A highspeed SOI technology with 12 ps/18 ps gate delay operating at 5V/1.5 V,” IEDM’92 Tech. Digest, p. 35, 1992.
3. K. Aubuchon, J. Pinter, M. Matloubian, M. Barger, R. McClain, and O. Marsh, “Initial evaluation of CMOS/SOI fabricated on plasma-thinned bonded silicon wafers,” Int. SOI Conf. Proc., p. 154, 1992.
4. Y. Omura, S. Nakashima, K. Izumi, and T. Ishii, “0.1 µm gate, ultrathinfilm CMOS devices using SIMOX substrate with 80 nm thick buried oxide layer,” IEEE Trans. Electron Devices, vol. 40, p. 1019, 1993.
5. K. Suzuki, T. Tanaka, Y. Tosaka, T. Sugii, and S. Andoh, “Source/drain contact resistance of silicided thin-film SOI MOSFETs,” IEEE Trans. Electron Devices,vol. 41, p. 1007, 1994.