1. Benini L, De Micheli G (1996) Automatic synthesis of low-power gated-clock finite-state machines. IEEE Trans Comput-Aided Des Integr Circuits Syst 15(6):630–643
2. Wu Q, Pedram M, Wu X (2000) Clock-gating and its application to low power design of sequential circuits. IEEE Trans Circuits Syst I Fundam Theory Appl 47(103):415–420
3. Jacobson HM (2004) Improved clock-gating through transparent pipelining. In: International symposium on low power electronics and design (ISLPED), Newport Beach, 2004, pp 26–31
4. Hill EL, Lipasti MH (2007) Transparent mode flip-flops for collapsible pipelines. In: 25th international conference on computer design (ICCD), Lake Tahoe, 2007, pp 553–560
5. Choi J-H, Kim B-G, Dasgupta A, Roy K (2010) Improved clock-gating control scheme for transparent pipeline. In: 15th Asia and South Pacific design automation conference (ASP-DAC), Taipei, pp 401–406