Author:
Heller William R.,Mikhail Wadie F.
Reference41 articles.
1. T. Murase. “New Packaging Technology for High Speed Computers”, IEEE Computer Elements Workshop, December 1984.
2. C.W. Ho, D.A. Chance, C.H. Bajorek, and R.E. Acosta. “The Thin-Film Module are High Performance Semiconductor Package”, IBM J. Res. Develop., 26(3): pp. 286–296, May 1982.
3. W.H Knausenberger and N.ATeneketges. “High Pinout IC Packaging and the Density Advantage of Surface Mounting”, IEEE Trans, on Components, Hybrids, and Manufacturing Technology, CHMT-6(3): pp. 298–304, September 1983
4. D.P. Seraphim and I. Feinberg. “Electronic Packaging Evolution in IBM”, IBM J. Res. Develop., 25(5): pp. 617–629, May 1981.
5. K.H. Khokhani and A.M. Patel. “The Chip Layout Problem: Placement Procedure for LSI”, Proceedings of the 14th Annual Design Automation Conference, pp. 291–297, June 1977