1. Sotiriadis PP, Chandrakasan A (2000) Bus energy minimization by transition pattern coding in deep sub-micron technologies. In: International conference on computer-aided design (ICCAD), San Jose, CA, November, pp 322–328
2. Benini L, De Micheli G, Macii E, Sciuto D, Silvano C (1998) Address bus encoding techniques for system-level power optimization. In: Design automation and test in Europe (DATE), Paris, France, February, pp 861–866
3. Wong S-K, Tsui C-Y (2004) Re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus. In: Design automation and test in Europe (DATE)
4. Khan Z, Arslan T, Erdogan AT (2005) A novel bus encoding scheme from energy and crosstalk efficiency perspective for AMBA based generic SoC systems. In: Proceedings of international conference on VLSI design—4th international conference on embedded systems design (VLSID’05)
5. Hsieh W-W, Chen P-Y, Hwang TT (2006) A bus architecture for crosstalk elimination in high performance processor design. In: Proceedings of the 4th international conference on hardware/software codesign and system synthesis, pp 247–252