1. Dennard RH, Gaensslen FH, Yu HN, Rideout VL, Bassous E, LeBlanc AR (1974) Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J Solid-State Circuits sc9:256–268
2. Sai-Halasz GA, Wordeman MR, Kern DP, Ganin E, Rishton S, Zicherman DS, Schmidt H, Polcari MR, Ng HY, Restle PJ, Chang THP, Dennard RH (1987) Design and experimental technology for 0.1-μm gate-length low-temperature operation FETs. IEEE Electron Device Lett 8:463–466
3. Hashimoto T, Sudoh Y, Kurino H, Narai A, Yokoyama S, Horiike Y, Koyanagi M (1992) 3 V operation of 70 nm gate length MOSFET with new double punchthrough stopper structure. In: Ext abs 1992, int conf solid state devices materials, Tokyo Japan, pp 490–492
4. Ono M, Saito M, Yoshitomi T, Fiegna C, Ohguro T, Iwai H (1995) A 40 nm gate length n-MOSFET. IEEE Trans Electron Devices 42:1822–1830
5. Kawaura H, Sakamoto T, Baba T, Ochiai Y, Fujita J, Matsui S, Sone J (1998) Transistor operation of 30 nm gate length EJ-MOSFETs. IEEE Electron Device Lett 19:74–76