1. Fan XJ, Varia B, Han Q (2010) Design and optimization of thermo-mechanical reliability in wafer level packaging. Microelectronics Reliability 50:536–546
2. Fan XJ, Han Q (2008) Design and reliability in wafer level packaging. Proceedings of IEEE 10th Electronics Packaging Technology Conference (EPTC), 834–841
3. Rahim MSK, Zhou T, Fan XJ, Rupp G et al (2009) Board level temperature cycling study of large array wafer level packages. Proceedings of Electronic Components and Technology Conference (59th ECTC), 898–902
4. Reche JHJ, Kim DH (2003) Wafer level packaging having bump-on-polymer structure. Microelectronics Reliability 43:879–894
5. Varia B, Fan XJ, Han Q (2009) Effects of design, structure and material on thermal-mechanical reliability of large array wafer level packages. ICEPT-HDP, Beijing