Author:
Huang Jhin-Fang,Yang Jia-Lun,Chen Kuo-Lung
Publisher
Springer International Publishing
Reference8 articles.
1. Deng, P.-Y., & Kiang, J.-F. (2009). A 5-GHz CMOS frequency synthesizer with an injection-locked frequency divider and differential switch capacitors. IEEE Transactions on Circuits and Systems, 56(2), 320–326.
2. Leung, G.-C., & Luong, H.-C. (2004). A 1-V 5.2-GHz CMOS synthesizer for WLAN applications. IEEE Journal of Solid-State Circuits, 36(11), 1873–1882.
3. Chiu, W.-H., Huang, Y.-H., & Lin, T.-H. (2009). A 5GHz phase-locked loop using dynamic phase-error compensation technique for fast settling in 0.18-μm CMOS. In IEEE Symposium on VLSI Circuits (pp. 128–129).
4. Li, X., Shekhar, S., & Allstot, D.-J. (2005). Gm-boosted common-gate LNA and differential Colpitts VCO/QVCO in 0.18-μm CMOS. IEEE Journal of Solid-State Circuits, 40(12), 2609–2619.
5. Wu, T., Hanumolu, P.-K., Mayaram, K., & Moon, U.-K. (2009). Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers. IEEE Journal of Solid-State Circuits, 44(2), 427–435.