1. A. Adir, S. Copty, S. Landa, A. Nahir, G. Shurek, A. Ziv, A unified methodology for pre-silicon verification and post-silicon validation, in Design Automation and Test in Europe (DATE) (2011), pp. 1590–1595
2. A. Adir, M. Golubev, S. Landa, A. Nahir, G. Shurek, V. Sokhin, A. Ziv, Threadmill: a post-silicon exerciser for multi-threaded processors, in IEEE/ACM International Conference on Computer Design Automation (DAC) (2011), pp. 860–865
3. A. Adir, A. Nahir, A. Ziv, C. Meissner, J. Schumann, Reaching coverage closure in post-silicon validation, in International Conference on Hardware and Software: Verification and Testing (HVC) (2010), p. 6075
4. K. Balston, M. Karimibiuki, A.J. Hu, A. Ivanov, S.J. Wilton, Post-silicon code coverage for multiprocessor system-on-chip designs, in IEEE Transactions on Computers (IEEE, 2013), pp. 242–246
5. K. Basu, P. Mishra, Rats: restoration-aware trace signal selection for post-silicon validation, in IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 21 (2013), p. 605613