1. Albrecht, C.: IWLS 2005 benchmarks. Technical Report, published at 2005 International Workshop on Logic Synthesis (June 2005)
2. Amaru, L., Gaillardon, P.-E., De Micheli, G.: The EPFL combinational benchmark suite. In: 24th International Workshop on Logic & Synthesis (2015)
3. Brglez, F., Fujiwara, H.: A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In: Proceedings of IEEE International Symposium Circuits and Systems (ISCAS 85), pp. 677–692. IEEE Press, Piscataway, N.J. (1985)
4. Coello, C.A.C., Christiansen, A.D., Aguirre, A.H.: Automated design of combinational logic circuits by genetic algorithms. In: Artificial Neural Nets and Genetic Algorithms: Proceedings of the International Conference in Norwich, U.K., 1997, pp. 333–336. Springer, Vienna (1998). doi: 10.1007/978-3-7091-6492-1_73 . ISBN 978-3-7091-6492-1
5. Goldman, B.W., Punch, W.F.: Analysis of Cartesian genetic programming’s evolutionary mechanisms. IEEE Trans. Evol. Comput. 19(3):359–373 (2015). doi: 10.1109/TEVC.2014.2324539 . ISSN 1089-778X