Author:
Liu Jizhi,Liu Zhiwei,Hou Fei,Cheng Hui,Zhao Liu,Tian Rui
Publisher
Springer International Publishing
Reference25 articles.
1. L. Lou, J.J. Liou, A novel and robust un-assisted, low-trigger and high-holding voltage SCR (uSCR) for area-efficient on-chip ESD protection. IEEE Conference on Electron Devices and Solid-Static Circuits, 2007, pp. 605–607
2. C. Russ, M.P.J. Mergens et al., GGSCRs:GGNMOS triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processer. Proceedings of EOS/ESD Symposium, 2001, pp. 22–31
3. A. Chatterjee, T. Polgreen, A low-voltage triggering SCR for on-chip ESD protection at output and input pads. IEEE Electron Device Lett. 12(1), 21–22 (1991)
4. M.D. Ker, K.C. Hsu, Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuit. IEEE Transactions on Device and Materials Reliability, 2005, pp. 235–249
5. M.-D. Ker, S.-H. Chen, Implementation of initial-on ESD protection concept with PMOS-triggered SCR devices in deep-submicron CMOS technology. IEEE J. Solid-State Circuits 42(5), 1158 (2007)