1. Ashok B. Mehta. ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies. -Springer, 2017. -328p.
2. Avril H., Tropper C. Scalable Clustered Time Warp and Logic Simulation // VLSI Design. -1999. -Vol. 9, No. 3. -P. 36-42.
3. Melikyan V.Sh., Mnatsakanyan V.A., Ziad B.Kh. Universal adaptive system of parametrical identification of models of electronic components // Proceedings of international scientific-technical conference “Problems of physical and biomedical electronics”, Kiev, 1996. -P. 68-72. (in Russian)
4. Entrena L.A., Cheng K.T. Sequential Logic Optimization by Redundancy Addition and Removal // IEEE Transactions on CAD.-July 1995. -Vol. 14, No. 7. -P. 909-916.
5. Rajeev Murgai Layout-Driven Area-Constrained Timing Optimization by Net Buffering // Proc. DAC. -June 2001. -P. 82-86.