Author:
Cabral R.,Cavalaria H.,Semião J.,Santos M. B.,Teixeira I. C.,Teixeira J. P.
Publisher
Springer International Publishing
Reference30 articles.
1. Yoo, H.J.: Dual vt self-timed CMOS logic for low subthreshold current multigigabit synchronous DRAM. Proc. IEEE Trans. Circ. Syst.-II: Analog Digital Sig. 45(9), 1263–1271 (September 1998)
2. Hanson, S., Seok, M., Sylvester, D., Blaauw, D.: Nanometer device scaling in subthreshold logic and SRAM. IEEE Trans. Electron Devices 55, 175–185 (2008)
3. Chakraborty, S., Mallik, A., Sarkar, C.K.: Subthreshold performance of dual-material gate CMOS devices and circuits for ultra-low power analog/mixed-signal applications. IEEE Trans. Electron Devices 55(3), 827–832 (March 2008)
4. Do, A.V., Boon, C.C., Do, M.A., Yeo, K.S., Cabuk, A.: A subthreshold low-noise amplifier optimized for ultra-low-power applications in the ISM band. IEEE Trans. Microwave Theor. Tech. 56(2), 286–292 (February 2008)
5. Giustolisi, G., Palumbo, G., Criscione, M., Cutri, F.: A low-voltage low-power voltage reference based on subthreshold MOSFETs. IEEE J. Solid-State Circ. 38(1), 151–154 (January 2003)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Ultra-Low-Power Strategy for Reliable IoE Nanoscale Integrated Circuits;Harnessing the Internet of Everything (IoE) for Accelerated Innovation Opportunities;2019
2. Performance Sensor for Reliable Operation;Universal Access in Human-Computer Interaction. Virtual, Augmented, and Intelligent Environments;2018