1. ajile Systems. aj-100 Datasheet (2000), http://www.ajile.com/
2. Brinkschulte, U., Becker, J., Dorfmüller-Ulhaas, K., König, R., Uhrig, S., Ungerer, T.: Caruso – project goals and principal approach. In: Dadam, P., Reichert, M. (eds.) GI Jahrestagung (2), GI. LNI, vol. 51, pp. 616–620 (2004)
3. Campi, F., Canegallo, R., Guerrieri, R.: IP-Reusable 32-bit VLIWRisc Core. In European Solid State Circuits Conference (ESSCIRC), pp. 456–459 (September 2001)
4. Chou, Y., Pillai, P., Schmit, H., Shen, H.P.: Piperench Implementation of the Instruction Path Coprocessor. In: Proceedings of the 33th Annual International Symposium on Microarchitecture, Monterey, pp. 147–158 (December 2000)
5. Ebeling, C., Cronquist, D.C., Franklin, P.: Rapid – Reconfigurable Pipelined Datapath. In: Hartenstein, R.W., Glesner, M. (eds.) Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, pp. 126–135. Springer, Berlin (1996)