Author:
Velenis Dimitrios,Friedman Eby G.
Publisher
Springer Berlin Heidelberg
Reference19 articles.
1. Zarkesh-Ha, P., Mule, T., Meindl, J.D.: Characterization and Modeling of Clock Skew with Process Variations. In: Proceedings of the IEEE Custom Integrated Circuits Conference, May 1999, pp. 441–444 (1999)
2. Nassif, S.R.: Modeling and Analysis of Manufacturing Variations. In: Proceedings of the IEEE Custom Integrated Circuits Conference, May 2001, pp. 223–228 (2001)
3. Orshansky, M., Chen, J.C., Hu, C.: Direct Sampling Methodology for Statistical Analysis of Scaled CMOS Technologies. IEEE Transactions on Semiconductor Manufacturing 12(4), 403–408 (1999)
4. Mehrotra, V., Sam, S.L., Boning, D., Chandrakasan, A., Vallishayee, R., Nassif, S.: A Methodology for Modeling the Effects of Systematic Within-Die Interconnect and Device Variation on Circuit Performance. In: Proceedings of the ACM/IEEE Design Automation Conference, June 2000, pp. 172–175 (2000)
5. Zanella, S., Nardi, A., Neviani, A., Quarantelli, M., Saxena, S., Guardiani, C.: Analysis of the Impact of Process Variations on Clock Skew. IEEE Transactions on Semiconductor Manufacturing 13(4), 401–407 (2000)