Author:
Crone Allan,Chidolue Gabriel
Publisher
Springer Berlin Heidelberg
Reference5 articles.
1. Chandrakasan, A., Sheng, S., Brodersen, R.: Low-Power CMOS Digital Design. IEEE J. of Solid State Circuit 27(4), 473–484 (1992)
2. Singh, D., Rabaey, J., Pedram, M., Catthoor, F., Rajgopal, S., Sehgal, N., Mozdzen, T.: Power Conscious CAD Tools and Methodologies: a Perspective. Proc. of the IEEE 83(4), 570–594 (1995)
3. Kao, J., Narendra, S., Chandrakasan, A.: Subthreshold leakage modeling and reduction techniques. In: IEEE International Conference on Computer-Aided Design, 2002, pp. 141–148. IEEE Computer Society Press, Los Alamitos (2002)
4. Chandrakasan, A., Yang, I., Vieri, C., Antoniadis, D.: Design considerations and tools for low-voltage digital system design. In: Proc. of Design Automation Conf. (1996)
5. Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., Yamada, J.: 1-V power supply high-speed digital circuit technology with multi threshold-voltage CMOS. IEEE J. Solid-State Circuits 30, 847–854 (1995)