Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Instrumentation
Reference20 articles.
1. Li, C. Y., Lee, C. L., Hu, M. H., & Chou, H. P. (2014). A fast locking-in and low jitter PLL with a process-immune locking-in monitor. IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 22(10), 2216–2220.
2. Gardner, F. M. (1980). Charge-pump phase-locked loops. IEEE Transaction on Communication, 28, 1849–1858.
3. Xu, X., Liu, H., & Ao, S. (2011). Design of low phase noise and fast locking PLL frequency synthesizer. In International conference on electric information and control engineering (pp. 4113–4116).
4. Kim, S. H., & Cho, S. B. (2007). Low phase noise and fast locking PLL frequency synthesizer for a 915 MHz ISM band. In International symposium of integrated circuits (pp 592–595).
5. Krupar, J., Srowik, R., & Schreiter, J. (2001). Minimizing charge injection errors in high-precision, high-speed SC-circuits. IEEE ISCAS, 1, 727–730.
Cited by
15 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献