Publisher
Springer Science and Business Media LLC
Reference53 articles.
1. Auth C, Aliyarukunju A, Asoro M, Bergstrom D, Bhagwat V, Birdsall J, Bisnik N, Buehler M, Chikarmane V, Ding G, Fu Q, Gomez H, Han W, Hanken D, Haran M, Hattendorf M, Heussner R, Hiramatsu H, Ho B, Jaloviar S, Jin I, Joshi S, Kirby S, Kosaraju S, Kothari H, Leatherman G, Lee K, Leib J, Madhavan A, Marla K, Meyer H, Mule T, Parker C, Parthasarathy S, Pelto C, Pipes L, Post I, Prince M, Rahman A, Rajamani S, Saha A, Santos JD, Sharma M, Sharma V, Shin J, Sinha P, Smith P, Sprinkle M, Amour AS, Staus C, Suri R, Towner D, Tripathi A, Tura A, Ward C, Yeoh A (2017) A 10nm high performance and low-power CMOS technology featuring 3rd generation FINFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects. Proceedings of 2017 IEEE International Electron Devices Meeting (IEDM). pp 29–112914. https://doi.org/10.1109/IEDM.2017.8268472
2. Bottoni C, Coeffic B, Daveau J-M, Gasiot G, Naviner LADB, Roche P (2015) A layout-aware approach to fault injection for improving failure mode prediction. Proceedings of Workshop on Silicon Errors in Logic - System Effects (SELSE), Austin, United States. https://www.researchgate.net/publication/277140022_A_Layout-Aware_Approach_to_Fault_Injection_for_Improving_Failure_Mode_Prediction
3. Cai J, Chen C (2017) Circuit reliability analysis using signal reliability correlations. Proceedings of 2017 IEEE International Conference on Software Quality, Reliability and Security Companion (QRS-C). pp 171–176. https://doi.org/10.1109/QRS-C.2017.34
4. Cai S, He B, Wang W (2020) Soft error reliability evaluation of nanoscale logic circuits in the presence of multiple transient faults. J Electron Test 36:469–483. https://doi.org/10.1007/s10836-020-05898-x
5. Cai S, He B, Wu S (2022) An accurate estimation algorithm for failure probability of logic circuits using correlation separation. J Electron Test 38:165–180. https://doi.org/10.1007/s10836-022-05996-y