Author:
Xu Xizhen,Ziavras Sotirios G.,Chang Tae-Gyu
Publisher
Springer Berlin Heidelberg
Reference16 articles.
1. Wirthlin, M.J., Hutchings, B.L., Gilson, K.L.: The Nano Processor: a Low Resource Reconfigurable Processor. In: Proc. IEEE FPGAs Custom Comput., March 1994, pp. 22–30 (1994)
2. Wang, X., Ziavras, S.G.: Performance Optimization of an FPGA-Based Configurable Multiprocessor for Matrix Operations. In: IEEE Intern. Conf. Field-Programmable Tech., Tokyo (December 2003)
3. Leong, P.H.W., Sham, C.W., Wong, W.C., Wong, H.Y., Yuen, W.S., Leong, M.P.: A Bitstream Reconfigurable FPGA Implementation of the WSAT Algorithm. IEEE Trans. VLSI Syst. 9(1) (February 2001)
4. Zhuo, L., Prasanna, V.K.: Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on FPGAs. In: 18th Intern. Parallel Distr. Proc. Symp. (April 2004)
5. Dou, Y., Vassiliadis, S., Kuzmanov, G.K., Gaydadjiev, G.N.: 64-bit Floating-Point FPGA Matrix Multiplication. In: 2005 ACM/SIGDA 13th Intern. Symp. FPGAs (February 2005)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献