1. V. Venkatachalam, M. Franz, Power reduction techniques for microprocessor systems. ACM Comput. Surv. 37(3), 195–237 (2005)
2. G. Papadimitriou, A. Chatzidimitriou, D. Gizopoulos, V.J. Reddi, J. Leng, B. Salami, O.S. Unsal, A.C. Kestelman, Exceeding conservative limits: a consolidated analysis on modern hardware margins. IEEE Trans. Device Mater. Reliab. 20(2), 341–250 (April 2020)
3. D. Gizopoulos, G. Papadimitriou, A. Chatzidimitriou, V.J. Reddi, J. Leng, B. Salami, O.S. Unsal, A.C. Kestelman, Modern hardware margins: CPUs, GPUs, FPGAs, in IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), Rhodes, Greece, July 1–3, 2019
4. C. Wilkerson, H. Gao, A.R. Alameldeen, Z. Chishti, M. Khellah, S.-L. Lu, Trading off cache capacity for reliability to enable low voltage operation, in 2008 International Symposium on Computer Architecture, (2008)
5. Z. Chishti, A.R. Alameldeen, C. Wilkerson, W. Wu, S.-L. Lu, Improving cache lifetime reliability at ultra-low voltages, in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture – Micro-42, (2009)