Author:
Raparti Venkata Yaswanth,Pasricha Sudeep
Publisher
Springer International Publishing
Reference37 articles.
1. V.Y. Raparti, S. Pasricha, RAPID: memory-aware NoC for latency optimized GPGPU architectures. IEEE Trans. Multi Scale Comput. Syst. 4(4), 874–887 (2018)
2. V.Y.Raparti, S. Pasricha, DAPPER: data aware approximate NoC for GPGPU architectures. Proceedings of IEEE/ACM NOCS, (2018)
3. Arteris, http://www.arteris.com/
4. S.S. Iyer, Three-dimensional integration: An industry perspective. MRS Bull. 40(3), 225–232 (2015)
5. D. H. Kim et al., 3D-MAPS: 3D massively parallel processor with stacked memory. Proceedings of International. Solid-State Circuit Conference, (2012)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献