Publisher
Springer Nature Switzerland
Reference29 articles.
1. Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602–633 (2001)
2. Pei-Siang, S.L., et al.: Heterogeneous three-layer TSV chip stacking assembly with moldable underfill. IEEE Trans. Compon. Packag. Manuf. Technol. 3(11), 1960–1970 (2013)
3. Zhao, W.-S., Yin, W.-Y., Wang, X.-P., Xu, X.-L.: Frequency and temperature-dependent modeling of coaxial through-silicon vias for 3-D ICs. IEEE Trans. Electron Devices 58(10), 3358–3368 (2011)
4. Kim, H., Lee, H., Cho, J., Kim, Y., Kim, J.: Electrical design of silicon glass and organic interposer channels. In: Proceedings of the 2014 Pan Pacific Microelectronics Symposium, Kauai, HI, USA (March 2014)
5. Lim, J., et al.: Modeling and analysis of TSV noise coupling effects on RF LC-VCO and shielding structures in 3D IC. IEEE Trans. Electromagn. Compat. 60(6), 1939–1947 (2018)