1. Manohar, R. (2015), ‘Asynchronous circuits’, IBM Research Cognitive Systems Colloquium: Brain-Inspired Computing at IBM Research - Almaden in San Jose, CA. [Cornell Tech].
2. Chu, P. P. (2006), RTL hardware design using VHDL: coding for efficiency, portability, and scalability, John Wiley & Sons.
3. Gimenez, G., Simatic, J. and Fesquet, L. (2019), From signal transition graphs to timing closure: Application to bundled-data circuits, in ‘2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)’, IEEE, pp. 86–95.
4. Semba, S. and Saito, H. (2021), ‘Study on an RTL conversion method from pipelined synchronous RTL models into asynchronous RTL models’.
5. Manohar, R. (2020), ‘Asynchronous logic: Design and EDA’, UCSC Open Source Hardware and EDA Seminar. [Yale University].