1. ABC a system for sequential synthesis and verification. http://www.eecs.berkeley.edu/~alanmi/abc/. Accessed 07 Feb 2019
2. Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(3), 288–298 (2004)
3. Betz, V., Rose, J.: Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size. In: Custom Integrated Circuits Conference, 1997, Proceedings of the IEEE 1997, pp. 551–554. IEEE (1997)
4. Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs, vol. 497. Springer Science & Business Media, Berlin (2012)
5. Bouaziz, K., Chtourou, S., Marrakchi, Z., Abid, M., Obeid, A.: Exploration of clustering algorithms effects on mesh of clusters based FPGA architecture performance. In: 2019 International Conference on High Performance Computing & Simulation (HPCS), pp. 658–665. IEEE (2019)