1. Q. Du, J. Zhuang, T. Kwasniewski, A 2.5 Gb/s, low power clock and data recovery circuit, in 20th Canadian Conference on Electrical and Computer Engineering (CCECE), Vancouver, BC, April 2007, pp. 526–529
2. Freescale Semiconductors, (2008–2009) UICC - Contactless Front-end (CLF) Interface, Technical Specification, Version 7.3.0. https://www.etsi.org/deliver/etsi_TS/102600_102699/102613/07.03.00_60/ts_102613v07030 0p.pdf
3. C. Jia, D. Wu, I. Hawkins, A. Forsyth, One-wire communication system for cryogenic converter control, in 6th IET International Conference on Power Electronics, Machines and Drives (PEMD 2012), Penang, March 2012, pp. 1–5
4. M. Loh, A. Emami-Neyestanak, All-digital CDR for high-density, high-speed I/O, in 12th IEEE Symposium on VLSI Circuits (VLSIC’10), Honolulu, HI, June 2010, pp. 147–148
5. M. Loh, A. Emami-Neyestanak, A 3x9 Gb/s shared, all-digital CDR for high-speed, high-density I/O. IEEE J. Solid State Circuits 47(3), 641–651 (2012)