Author:
Gupta Navneet,Makosiej Adam,Amara Amara,Vladimirescu Andrei,Anghel Costin
Publisher
Springer International Publishing
Reference31 articles.
1. Vinay Saripalli, Asit Mishra, Suman Datta, and Vijaykrishnan Narayanan. An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores. In Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, pages 729–734. IEEE, 2011.
2. Karthik Swaminathan, Emre Kultursay, Vinay Saripalli, Vijaykrishnan Narayanan, Mahmut Kandemir, and Suman Datta. Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores. In Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, pages 247–252. IEEE Press, 2011.
3. Toshikazu Fukuda, Koji Kohara, Toshiaki Dozaka, Yasuhisa Takeyama, Tsuyoshi Midorikawa, Kenji Hashimoto, Ichiro Wakiyama, Shinji Miyano, and Takehiko Hojo. A 7ns-access-time 25μW/MHz 128kb SRAM for low-power fast wake-up MCU in 65nm CMOS with 27fA/b retention current. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, pages 236–237. IEEE, 2014.
4. Costin Anghel, Anju Gupta, Amara Amara, Andrei Vladimirescu, et al. 30-nm tunnel FET with improved performance and reduced ambipolar current. IEEE Transactions on Electron Devices, 58(6):1649–1654, 2011.
5. R Ranica, N Planes, O Weber, O Thomas, S Haendler, D Noblet, D Croain, C Gardin, and F Arnaud. FDSOI process/design full solutions for ultra low leakage, high speed and low voltage SRAMs. In VLSI Technology (VLSIT), 2013 Symposium on, pages T210–T211. IEEE, 2013.