1. S. Pidin, Y. Morisaki, Y. Sugita, T. Aoyama, K. Irino, T. Nakamura, T. Sugii, in Symp. VLSI Technol., Tech. Dig., 28, (2002)
2. R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, M. Metz, IEEE Elec. Dev. Lett. 25(6), 408 (2004)
3. C. Auth, A. Cappellani, J. S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendrof, et al., Symp. VLSI Technol., Tech. Dig. 128, (2008).
4. T. Smith, https://www.theregister.com/2007/01/27/intel_45nm_metal_gates/, (2007).
5. K.B. Jinesh, Y. Lamy, R.A.M. Wolters, J.H. Klootwijk, E. Tois, F. Roozeboom, W.F.A. Besling, J. Appl. Phys. 93, 192912 (2008)