Publisher
Springer Berlin Heidelberg
Reference12 articles.
1. Black, B., Mueller, B., Postal, S., Rakvic, R., “Load Execution Latency Reduction,” Proceedings of the ACM International Conference on Supercomputing, July 1998.
2. Chen, T.F., Baer, J.L., “Reducing Memory Latency via Non-Blocking and Prefetching Caches,” Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1992, pp. 51–61.
3. Chen, T.F., Baer, J.L., “Effective Hardware-Based Prefetching for High Performance Processors,” IEEE Transactions on Computers, Vol. 44, No. 5, May 1995, pp. 609–623.
4. Chen, T.F., “Data Prefetching for High Performance Processors,” Ph.D Thesis, Department of Computer Science and Engineering, Washington University, 1993.
5. Chi, C.H., Yuan, J.L., “Sequential Unification and Aggressive Lookahead Mechanisms for Data Memory Accesses,” Internal Report, School of Computing, National University of Singapore, 1999.