Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding-Reference-Cited by-同舟云学术

Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding

Published:2009-07-17 Issue:1 Volume:60 Page:15-29
ISSN:1939-8018
Container-title:Journal of Signal Processing Systems
language:en
Short-container-title:J Sign Process Syst Sign Image Video Technol

Author:

Asghar Rizwan,Wu Di,Eilert Johan,Liu Dake

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering

Link

http://link.springer.com/content/pdf/10.1007/s11265-009-0394-8.pdf

Reference23 articles.

1. Berrou, C., Glavieus, A., & Thitimajshima, P. (1993). Near Shannon limit error-correcting coding and decoding: Turbo-codes. Proceedings of IEEE ICC, 2, 1064–1070.

2. 3GPP, (2004). Technical specification group radio access network; multiplexing and channel coding (FDD) (25.212 V5.9.0). June 2004.

3. 3GPP, (2008). Technical specification group radio access network; multiplexing and channel coding (FDD) (25.212 V8.4.0). Dec. 2008.

4. ETSI EN 302-583 V1.1.1, (2008). Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for satellite services to handheld devices (SH) below 3 GHz. March. 2008.

5. 3GPP-LTE, (2007). Technical Specification Group Radio Access Network; Evolved Universal Terrestrial Radio Access (E-UTRA); multiplexing and channel coding. Release 8, 3GPP TS 36.212 v8.0.0, (2007–09).

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Hardware Sharing for Channel Interleavers in 5G NR Standard;Security and Communication Networks;2021-01-25

2. Efficient FPGA Implementation of a CTC Turbo Decoder for WiMAX/LTE Mobile Systems;Field - Programmable Gate Array;2017-05-31

3. LTE Turbo Decoding Parallel Architecture with Single Interleaver Implemented on FPGA;Circuits, Systems, and Signal Processing;2016-07-18

4. Conventional Architecture of Turbo Decoder;Turbo Decoder Architecture for Beyond-4G Applications;2013-08-20

5. Low-Complexity Parallel QPP Interleaver Based on Permutation Patterns;IEEE Transactions on Circuits and Systems II: Express Briefs;2013-03