Author:
Kuang Shiann-Rong,Wu Kun-Yi,Yu Kee-Khuan
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference30 articles.
1. IEEE. (1985). Standard for binary floating-point arithmetic (pp. 754–1985). New York: ANSI/IEEE.
2. Yu, R.K., & Zyner, G.B. (1995). 167 MHz radix-4 floating point multiplier. Proceedings of the 12th Symposium on Computer Arithmetic, pp. 149–154.
3. Quach, N., Takagi, N., & Flynn, M. (1991). On fast IEEE rounding. Stanford: Stanford University. Technical Report: CSL-TR-91-459.
4. Even, G., & Seidel, P. M. (2000). A comparison of three rounding algorithms for IEEE floating-point multiplication. IEEE Transactions on Computers, 49(7), 638–650.
5. Quach, N. T., Takagi, N., & Flynn, M. J. (2004). Systematic IEEE rounding method for high-speed floating-point multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(5), 511–521.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献