Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design—Implementation of Finite Interval Constant Modulus Algorithm-Reference-Cited by-同舟云学术

Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design—Implementation of Finite Interval Constant Modulus Algorithm

Published:2007-01-09 Issue:1 Volume:46 Page:35-53
ISSN:0922-5773
Container-title:The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
language:en
Short-container-title:J VLSI Sign Process Syst Sign Image Video Technol

Author:

Šůcha Přemysl,Hanzálek Zdeněk,Heřmánek Antonín,Schier Jan

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering,Information Systems,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s11265-006-0004-y.pdf

Reference31 articles.

1. D. N. Godard, “Self-Recovering Equalization and Carrier Tracking in Two-Dimensional Data Communication Systems,” IEEE Trans. Commun., vol. 28, November 1980, pp. 1867–1875.

2. P. A. Regalia, “A Finite Interval Constant Modulus Algorithm,” in Proc. International Conference on Acoustics, Speech, and Signal Processing(ICASSP-2002), volume III, Orlando, FL, May 13–17 2002, pp. 2285–2288.

3. Celoxica Ltd, Platform Developer’s Kit: Pipelined Floating-point Library Manual, 2004. http://www.celoxica.com .

4. R. Matoušek, M. Tichý, Z. Pohl, J. Kadlec, and C. Softley, “Logarithmic Number System and Floating-Point Arithmetics on FPGA,” in Field-Programmable Logic and Applications: Reconfigurable Computing is Going Mainstream, vol. 2438 of Lecture Notes in Computer Science, M. Glesner, P. Zipf, and M. Renovell (Eds.), Springer, Berlin Heidelberg New York, 2002, pp. 627–636.

5. P. Šůcha and Z. Hanzálek, Optimization of Iterative Algorithms with Matrix Operations: Case Studies, Technical report, CTU FEL DCE, Prague, 2005. http://dce.felk.cvut.cz/sucha/articles/sucha05ficmaCS.pdf .

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A truly two-dimensional systolic array FPGA implementation of QR decomposition;ACM Transactions on Embedded Computing Systems;2009-10

2. A cyclic scheduling problem with an undetermined number of parallel identical processors;Computational Optimization and Applications;2009-03-17

3. Implementation of the Least-Squares Lattice with Order and Forgetting Factor Estimation for FPGA;EURASIP Journal on Advances in Signal Processing;2008-07-06